I. INTRODUCTION
At the chip level, devices-under-test (DUTs) often cannot be measured directly; to facilitate measurements, test structures such as probing pads and access lines are required. Classical calibration techniques generally only correct for measurement errors associated with the vector network analyzer (VNA), cables, adapters, and probes. Since the measurement reference plane is only shifted to the tips of the probes after calibration, the effects of on-chip test fixtures are left embedded in the overall measurement data. Deembedding techniques attempt to remove these leftover effects, shifting the reference plane up to the DUT. Many de-embedding techniques take advantage of the fact that not only are test structures physically small, they are also electrically small up to frequencies as high as 50GHz. This fact allows the test fixtures to be modeled as lumped components. Using network theory, these lumped components are extracted by solving a system of equations generated from measurement data. After extraction, the effects of these lumped components can be removed from the overall measurement data, leaving a de-embedded DUT.
Advancements in IC technology, especially 3D-IC technology, continue to push the need for sophisticated, accurate de-embedding techniques. The characterization of structures at the chip level is of particular interest from a signal integrity standpoint because, without characterization, the performance of these structures cannot be appropriately understood, modeled, or optimized. This paper focuses on characterizing probing pads and access lines by investigating the performance of three transmission line de-embedding techniques, when applied to actual measurement data.
II. SUMMARY OF THEORY
The three de-embedding methods are only quickly summarized here, with the exception of the reformulated Hybrid method. For a detailed description of the mathematics, the reader is referred to [1] for a collection of all three methods, or [2] - [4] for each respective method.
A. L-2L Method [2]-[3]
The L-2L method requires that two transmission lines be measured, with one double the length of the other. Pads are modeled as a shunt admittance, Y=G+jωC, followed by a series impedance, Z=R+jωL.
Using ABCD parameters, the 2L length line is inverted and left and right multiplied by the L length line, resulting in a thru of the pads. Converting the thru from ABCD parameters to Y parameters, the lumped Y and Z elements can be extracted.
Using the extracted Y and Z elements, the pads can be modeled by converting back to ABCD parameters. The deembedded lines can then be obtained by left and right multiplying the total measurements by the inverted left and right pads, respectively.
B. LiLj Method [4]
The LiLj method also requires the measurement of two transmission lines, but one line is not required to be double the length of the other. Pads are modeled as a simple shunt admittance, Y=G+jωC.
Again using ABCD parameters, the longer length line (Lj) is right multiplied by the inverted shorter length line (Li) , resulting in a hybrid line of length Lj-Li, with an inverted right pad. Converting the hybrid line to Y parameters, the lumped Y element representing the pads can simply be added to the line since the two can be considered as a parallel combination. Adding the hybrid line with a port swapped version of itself, and then dividing the total by two, results in a de-embedded line of length Lj-Li.
C. Hybrid Method [1]
The original formulation of the hybrid method requires that three transmission lines be measured: a short line (Li) , a line of length L, and a line of length 2L. The pads are modeled as a series impedance, Z=R+jωL, followed by a shunt admittance, Y=G+jωC; here, the order of Y and Z is swapped compared to the L-2L method.
As with the L-2L method, a thru is obtained in terms of ABCD parameters by left and right multiplying the inverted 2L length line by the L length line. Converting to Z parameters, the series impedance, Z, can be extracted as:
Converting back to ABCD parameters, the Z portion of the pads can be removed from the lines by left and right multiplying the lines by the inverse of the matrix modeling the Z portion of the pads. An example is given in (2) for the 2L length line.
As with the LiLj method, two hybrid lines of length 2L-Li and length L-Li are produced by right multiplying the 2L length and L length line by the inverse of the short (Li) length line. Note that the lines used in this step are of the form given in (2), so the Z portion of the pads has already been removed. An example is given in (3) for the hybrid 2L-Li length line.
Following the same procedure as given for the LiLj method, the hybrid lines can then be converted to Y parameters. Adding the hybrid lines with port swapped versions of themselves, dividing by two, and converting back to S parameters, de-embedded lines of length 2L-Li and L-Li can be obtained. Examples are given for the 2L-Li length line in (4) and (5).
D. Reformulated Hybrid Method
To save chip space, and thereby either decrease fabrication costs or increase usable chip area, the hybrid method can be reformulated to only require two test patterns: an L length line and a 2L length line.
To remove the Z portion of the pads, the same procedure is followed as given in (1)- (3). To remove the Y portion of the pads, however, the short line (Li) is not necessary if the L length line is used instead. In this case, the hybrid line is of length 2L-L=L:
Other than the step to arrive at (6), (4) and (5) can be followed with no alterations, resulting in a de-embedded L length line:
Not only does this reformulation save on one test structure, it also makes for a more qualitative comparison between the results of all three de-embedding methods since all methods can result in a de-embedded line of length L.
III. MEASUREMENT DETAILS A. Chip Details
For this de-embedding study, two ICs were utilized. Each IC was fabricated with a different technology, and each IC was measured using a separate measurement setup.
The first IC (designated Chip1) was manufactured using a generic 0.18um technology from MagnaChip. Three coplanar traces were utilized: one of length 2 mm (2L), one of length 1mm (L), and one of length 100um (Li) . All traces were 10 um wide and 0.525 um thick, with a separation of 2.6 um. The second IC (designated Chip2) was manufactured using silicon interposer technology. Three coplanar traces were utilized: one of length 4.8 mm (2L), one of length 2.4 mm (L), and one of length 100 um (Li) . All traces were 10 um wide and 10 um thick, with a separation of 20 um.
B. Measurement Setup Details
The measurement of Chip1 utilized a Summit 9000 Series probing station; a CS-5 calibration substrate from Picoprobe; a pair of GSG style, 100um pitch Infinity probes from Cascade Microtech; and a 50 GHz Agilent PNA, Model N5245A. Probes were calibrated using the short-open-load-through (SOLT) calibration procedure. Measurements were made up to 50 GHz. The measurement of Chip2 utilized a CS-5 calibration substrate from Picoprobe; a pair of GSG style, 100um pitch probes from GGB, and a 67 GHz Agilent PNA, Model N5227A. Probes were calibrated using the SOLT calibration procedure. Measurements were made up to 30 GHz. The de-embedding results for the L-2L method exhibited issues for both chips, as is shown in Fig. 4-7 . Issues included instability/noise and non-physical low frequency behavior. Interestingly, Chip2 showed more believable trends in the deembedded data than Chip1. The instability issues witnessed with the L-2L method were not witnessed with the LiLj method. The results for both chips showed smooth behavior in the de-embedded trends, as shown in Fig. 8-11 . It is interesting to note that for Chip2, the return loss worsened after de-embedding, as shown in Fig. 11 . In this case, Lj-Li is equivalent to 2L-L=L for the de-embedded length; 1 mm in the case of Chip1 and 2.4 mm in the case of Chip2. As shown in Fig. 12-15 , the de-embedding results for the Hybrid method also did not show the instability issues exhibited by the L-2L method. Results were similar to that of the LiLj method. Again, return loss improved for Chip1 after de-embedding, while return loss worsened for Chip2 after deembedding. A more direct comparison between the methods is discussed in the next section. 
IV. DE-EMBEDDING RESULTS

A. L-2L Results
B. LiLj Results
D. Comparison of Methods
E. Extracted Zo of De-embedded Line
Using ABCD parameters, the characteristic impedance of the de-embedded transmission lines can be extracted using:
where B and C correspond to the following:
Figure 24: Extracted Zo (Using Hybrid De-embedding Results) for Both Chips V. DISCUSSION OF RESULTS/CONCLUSIONS Determining the validity of de-embedding methods is difficult when actual measurements are used because there are no "ideal" results available for comparison. Full-wave models with good correlation to measurement data could be considered "ideal" results, but good correlations are often difficult to obtain at the chip level. From the view of reality, not only can many non-ideal effects occur in the fabrication of ICs (e.g. substrate and metal variations), but variations and errors can also occur in measurement setups (cable connections, adapter connections, probe landings, etc). From the view of simulations, modeling the "real" electrical behavior of materials such as silicon is very difficult. In this study, good correlations could not be obtained between simulations and measurements for either chip because accurate chip fabrication information was not available.
Aside from the L-2L method, the other methods appeared to show valid behavior for de-embedding the on-chip coplanar traces, verifying their use for actual measurements. Further, the Hybrid method correlated very well with the LiLj method, at least up to 20 GHz, as shown in the previous section. From this point of view, the hybrid method proposed in [1] is considered at least as valid as the LiLj method.
An interesting point to note is the divergence of the Hybrid results from the LiLj results (at about 20 GHz) in Fig. 17 and   19 for Chip1; for Chip2, the methods are well matched for the entire frequency range of interest (up to 30 GHz). This divergence is believed to be due to an inductive or resistive parasitic effect that is associated with the pads that is dominating a capacitive parasitic effect. In this respect, the Hybrid method is likely capturing this effect since it uses both a Z and Y element to model the pads, while the LiLj method is unlikely to be capturing this effect since it only uses a Y element to model the pads.
A final interesting point to note is how the return loss improves after de-embedding for Chip1, but worsens after deembedding for Chip2. This behavior could be explained by Fig. 24 . Although the extracted characteristic impedance is a derivative of the de-embedding procedure, one can notice that Chip1 exhibits a characteristic impedance close to 50 ohms, that varies little across the frequency range. Chip2, on the other hand, shows an increasing characteristic impedance across the frequency range. If the pads provided a good transition to the trace for Chip2 (from a 50 ohm probe to the non-50 ohm trace), removing this transition could increase reflections (a 50 ohm port would then be shifted right up to a non-50 ohm line). For Chip1, the pads may have acted more like a discontinuity between the 50 ohm probe and the (mostly) 50 ohm line; therefore, removing the pads would decrease reflections (a 50 ohm port would be shifted right up to a 50 ohm line). 
